

AMENDMENTS TO THE CLAIMS

Claims 1 - 53 (Cancelled)

Claim 54 (Original) A method of fabricating an interband tunnel diode, the method comprising the steps of:

layering a bottom injector

layering a top injector adjacent to, but not necessarily in direct contact with, the bottom injector, the bottom injector and top injector layers forming a p-n junction; and

layering a material between the bottom injector and top injector which serves as a tunnel barrier.

Claim 55 (Original) A method of fabricating an interband tunnel diode, the method comprising the steps of:

layering a bottom injector;

layering a bottom spacer;

layering a top spacer;

layering a top injector adjacent to, but not necessarily in direct contact with, the bottom injector, the bottom injector and top injector layers forming a p-n junction; and

layering a material between the bottom injector and top spacers which serves as a tunnel barrier.

Claim 56 (Original) A method of fabricating an interband tunnel diode, the method comprising the steps of:

layering a bottom injector;

layering a bottom spacer;

layering a top spacer;

layering a top injector adjacent to, but not necessarily in direct contact with, the bottom injector, the bottom injector and top injector layers forming a p-n junction; and

layering a material between the bottom injector and top injector which serves as a tunnel barrier; and

wherein a quantum well is formed adjacent to, but not necessarily in direct contact with, the bottom injector layer and the tunnel barrier.

Claim 57 (Currently Amended) A method of fabricating an interband tunnel diode, the method comprising the steps of:

layering a bottom injector;

layering a bottom spacer;

layering a top spacer;

layering a top injector adjacent to, but not necessarily in direct contact with, the bottom injector, the bottom injector and top injector layers forming a p-n junction; and

layering a material between the bottom injector and the top injector which serves as a tunnel barrier;

wherein a first quantum well is formed adjacent to, but not necessarily in direct contact with, the bottom injector layer and the tunnel barrier; and

wherein a second quantum well is formed adjacent to, but not necessarily in direct contact with, the top ~~bottom~~ injector layer and the tunnel barrier.

Claim 58 (Original) The method of fabricating an interband tunnel diode as recited in claims 54, 55, 56, and 57, wherein the layers in the interband tunnel diode are grown epitaxially.

Claim 59 (Original) The method of fabricating an interband tunnel diode as recited in claims 54, 55, 56 and 57, wherein the layers in the interband tunnel diode are grown epitaxially, wherein the epitaxial layers in the interband tunnel diode are a semiconductor or insulator.

Claim 60 (Original) The method of fabricating an interband tunnel diode as recited in claims 54, 55, 56, and 57, wherein the layers in the interband tunnel diode are grown epitaxially, wherein the epitaxial layers in the interband tunnel diode are comprised of a Group IV alloy.

Claim 61 (Original) The method of fabricating an interband tunnel diode as recited in claims 54, 55, 56, and 57, wherein the layers in the interband tunnel diode are grown epitaxially, wherein the epitaxial layers in the interband tunnel diode are grown epitaxially, wherein the epitaxial layers in the interband tunnel diode are comprised of, but not limited to, Si, Ge, C, Sn, $\text{Si}_{1-x}\text{Ge}_x$, $\text{Si}_{1-x}\text{C}_x$, $\text{Si}_{1-x}\text{Sn}_x$, $\text{Si}_{1-x-y}\text{Ge}_x\text{C}_y$, $\text{Si}_{1-x-y-x}\text{Ge}_x\text{C}_y\text{Sn}_z$, $\text{Si}_{1-x}\text{O}_x$, $\text{Si}_{1-x}\text{N}_x$, $\text{Al}_{1-x}\text{O}_x$, or combinations thereof.

Claim 62 (Original) The method of fabricating an interband tunnel diode as recited in claims 54, 55, 56, and 57, wherein the layers in the interband tunnel diode are grown in a molecular beam epitaxial (MBE) growth system.

Claim 63 (Original) The method of fabricating an interband tunnel diode as recited in claims 54, 55, 56, and 57, wherein the layers

in the interband tunnel diode are grown in a chemical vapor deposition (CVD) growth system.

Claim 64 (Original) The method of fabricating an interband tunnel diode as recited in claims 54, 55, 56, and 57, further comprising the step of heat treating the interband tunnel diode, during or after growth of the layers in the interband tunnel diode.

Claim 65 (Original) The method of fabricating an interband tunnel diode as recited in claims 54, 55, 56, and 57, further comprising the step of heat treating the interband tunnel diode, during or after growth of the layers in the interband tunnel diode, using an inert or reducing atmospheres, or moreover a reduction in ambient gas pressure at a temperature in the range of 300 to 1000°C.

Claim 66 (Original) The method of fabricating an interband tunnel diode as recited in claims 54, 55, 56, and 57, further comprising the step of heat treating the interband tunnel diode, during or after growth of the layers in the interband tunnel diode, using an inert or reducing atmosphere, or moreover a reduction in ambient gas pressure at a temperature in the range of 450 to 900°C.

Claim 67 (Original) The method of fabricating an interband tunnel diode as recited in claims 54, 55, 56, and 57, further comprising the step of heat treating the interband tunnel diode, during or after growth of the bottom quantum well layer in the interband tunnel diode.

Claim 68 (Original) The method of fabricating an interband tunnel diode as recited in claims 54, 55, 56, and 57, further comprising the step of heat treating the interband tunnel diode, during or after growth of the top and bottom quantum well layers, the top and bottom spacer layers, or the tunnel barrier in the interband tunnel diode.

Claim 69 (Original) The method of fabricating an interband tunnel diode as recited in claim 58, wherein the epitaxial growth system occurs over a substrate temperature range between 50°C and 900°C during growth of the layers in the interband tunnel diode.

Claim 70 (Original) The method of fabricating an interband tunnel diode as recited in claim 58 further comprising the step of lowering the substrate temperature before or during growth of the bottom injector layer in the interband tunnel diode.

Claim 71 (Original) The method of fabricating an interband tunnel diode as recited in claim 58 further comprising the step of lowering the substrate temperature before or during growth of the bottom quantum well in the interband tunnel diode.

Claim 72 (Original) The method of fabricating an interband tunnel diode as recited in claim 58 further comprising the step of elevating the substrate temperature before or during growth of the bottom injector layer in the interband tunnel diode.

Claim 73 (Original) The method of fabricating an interband tunnel diode as recited in claim 58 further comprising the step of elevating the substrate temperature before or during growth of the bottom quantum well in the interband tunnel diode.

Claim 74 (Currently Amended) A method of fabricating an interband tunnel diode having a p-n junction by heat treating, during or after growth of the layers in the interband tunnel diode.

Claim 75 (Original) A method of fabricating an interband tunnel diode as recited in claim 74 by heat treating the diode using an inert or reducing atmosphere, or moreover a reduction in ambient gas pressure.

Claim 76 (Original) A method of fabricating an interband tunnel diode as recited in claim 74 by heat treating the diode at a temperature in the range of 300 to 1000°C.

Claim 77 (Original) A method of fabricating an interband tunnel diode as recited in claim 74 by heat treating the diode at a temperature in the range of 450 to 900°C.

Claim 78 (Original) A method of fabricating an interband tunnel diode as recited in claim 74 by heat treating the diode at a temperature in the range of 600 to 800°C.

Claim 79 (Original) A method of fabricating an interband tunnel diode as recited in claim 74 by heat treating the diode for up to 6 hours.

Claim 80 (Original) A method of fabricating an interband tunnel diode as recited in claim 74 by heat treating the diode for up to 1 hour.

Claim 81 (Original) A method of fabricating an interband tunnel diode as recited in claim 74 by heat treating the diode for up to 10 minutes.

Claim 82 (Original) A method of fabricating an interband tunnel diode as recited in claim 74 by heat treating the diode for up to 2 minutes.

Claim 83 (Currently Amended) A method of fabricating an interband tunnel diode having a p-n junction by growing at least one quantum well epitaxially at reduced substrate temperature.

Claim 84 (Original) A method of fabricating an interband tunnel diode as recited in claim 83 by growing at least one quantum well epitaxially while maintaining a substrate temperature between 0°C and 900°C.

Claim 85 (Original) A method of fabricating an interband tunnel diode as recited in claim 83 by growing at least one quantum well epitaxially while maintaining a substrate temperature between 20°C and 500°C.